

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 481 267 A2

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: **91116488.7**

(51) Int. Cl.⁵: **H04J 3/06**

(22) Date of filing: **26.09.91**

(30) Priority: **15.10.90 JP 275980/90**

(43) Date of publication of application:
22.04.92 Bulletin 92/17

(84) Designated Contracting States:
DE FR GB

(71) Applicant: **MITSUBISHI DENKI KABUSHIKI
KAISHA
2-3, Marunouchi 2-chome Chiyoda-ku
Tokyo(JP)**

(72) Inventor: **Ichibangase, Hiroshi, c/o Mitsubishi
Denki K. K.
Tsushin Shisutemu Kenkyusho, 1-1 Ofuna
5-chome
Kamakurashi, Kanagawa 247(JP)**
Inventor: **Matsushita, Kiwami, c/o Mitsubishi
Denki K. K.
Tsushin Shisutemu Kenkyusho, 1-1 Ofuna
5-chome
Kamakurashi, Kanagawa 247(JP)**

(74) Representative: **Pfenning, Meinig & Partner
Mozartstrasse 17
W-8000 München 2(DE)**

(54) **Frame alignment circuit.**

(57) A frame alignment circuit is disclosed which includes multi-stage dividing counters and multi-stage line demultiplexing circuits. The shift pulse for frame synchronizing is converted to the width of the first divided clock signal and applied to the first dividing counter. Accordingly, the frame synchronization is easily established by demultiplexing the high rate multiplexed coded signal even if the number of demultiplexing line is increased.

EP 0 481 267 A2

BACKGROUND OF THE INVENTION

The present invention relates generally to a frame alignment circuit and, more specifically, to a frame alignment circuit for a high speed digital transmission.

FIG. 3 show a block diagram of a prior art frame alignment circuit as disclosed in the Japanese laid-open publication No. 2-186850, by Tokkai (1990). In FIG. 3, frame alignment circuit comprises a bit synchronous circuit 1 regenerating a clock pulse from multiplex coded signal. The circuit also includes a line demultiplexing circuit 2, which generates a demultiplex pulse, a low rate demultiplexing line clock pulse, and a synchronous line selecting pulse. These three pulses are generated using the clock pulse which is regenerated in the bit synchronous circuit 1. The frame alignment circuit further includes a decoding circuit 3 for decoding the multiplexed coded signal and forwarding the decoded signal to respective line using the demultiplexed pulse generated in the line demultiplexing circuit 2. The frame alignment circuit has a first AND gate 4 which serves the function of synchronizing the timing between the synchronous line selecting pulse (which is generated by the line demultiplexing circuit 2) and the low rate demultiplexing line clock pulse. The frame alignment circuit further includes a second AND gate 5 which logically multiplies the data of the specified channel of the demultiplexed coded signal by the synchronous line selecting pulse, and a synchronous pattern generator 6, which generates a synchronous pattern using an output of the first AND gate 4. Lastly, the frame alignment circuit includes a mismatch circuit 7 for comparing an output of the AND gate 5 with an output of the synchronous pattern generator 6 to generate a shift pulse if the comparison reveals a mismatch.

FIG. 4 shows a detailed block diagram of the line demultiplexing circuit 2 of the prior art frame alignment circuit. In FIG. 4, the line demultiplexing circuit 2 comprises, D flip-flops 9a-9d. There are many flip-flops as there are multiplexed lines. The flip-flops 9a-9d are connected in cascade fashion. And also included in the circuit is a NOR gate 8 having its input terminals connected to the respective output of the D flip-flop 9a-9c, the output of the NOR gate 8 is connected to a D terminal of the D flip-flop 9a. The circuit 2 also has a demultiplexing line clock generating circuit 10 which generates a line clock by using the output of the D flip-flops 9a-9d. A counter circuit 11 is provided to output a synchronous line selecting pulse showing a position of the frame synchronous pulse by using the demultiplexing pulse generated in the demultiplexing line clock generating circuit 10.

The operation of the above conventional sys-

tem is explained hereinafter.

In FIG. 3, the multiplexed coded signal is input to the bit synchronous circuit 1. The bit synchronous circuit 1 generates a clock pulse by bit synchronization. The clock pulse passes as input to the line demultiplexing circuit 2, and the line demultiplexing circuit 2 generates the demultiplexing pulse and an accompanying shift pulse. By using the demultiplexing pulse, the decoding circuit 3 converts the multiplexed coded signal to a parallel signal and demultiplexes the multiplexed coded signal to a number of line signal.

As shown in FIG. 4, the line demultiplexing circuit 2 generates the synchronous line selecting pulse (one bit width of the demultiplexing clock pulse) at the position of the frame synchronous pulse by the counter circuit 11. On the other hand, the first AND gate 4 (FIG. 3) synchronizes the synchronous line selecting pulse with the demultiplexing line clock and outputs a pulse to the synchronous pattern generator 6. The synchronous pattern generator 6 generates a synchronous pattern according to the output of the first AND gate 4. On the other hand, a second AND gate 5 logically multiplies the data of the specified channel of the demultiplexed coded signal by the synchronous line selecting pulse. The outputs of the first AND gate 5 and the output of the synchronous pattern generator 6 are compared in the mismatch circuit 7. The mismatch circuit 7 generates a shift pulse having a width of one bit width which is forwarded as input to line demultiplexing circuit 2 if the comparison results indicates a mismatch. When the shift pulse is input to the line demultiplexing circuit 2, the line demultiplexing circuit 2 shifts the demultiplexing pulse by one bit which is output to the decoding circuit 3. This shifting is repeated until the normal frame synchronous bit is at the proper position so that the synchronization is achieved.

In the demultiplexing circuit 2, the one bit shift is executed by applying the shift pulse to the reset terminal R of the D flip-flop 9c. Namely the one bit shift is realized by the shift pulse other than the clock pulse regenerated from the serial multiplexed coded data.

In the prior art frame alignment circuit, as discussed above, when the line numbers n increase, the size of the $1:n$ line demultiplexing circuit 2 (dividing counter circuit) and the decoder circuit 3 increase. Therefore it becomes burdensome to quickly demultiplex the high rate multiplexed coded signal due to the increased delay time which increases along with to the increasing of the size of the circuit.

It is a primary object of the present invention to provide a frame alignment circuit which demultiplexes the high speed multiplexed coded signal regardless of the number of demultiplexing line.

It is another object of the present invention to provide a frame alignment circuit in which shift operation is realized at a clock rate that is low relative to the rate of multiplexed coded signal.

It is a further object of the present invention to provide a frame alignment circuit having multiplexing circuits, wherein the frame synchronization is easily established by demultiplexing the high rate multicoding signal even if the demultiplexing line numbers are increased.

SUMMARY OF THE INVENTION

The frame alignment circuit of the present invention comprises a first dividing counter for regenerating a first dividing clock by dividing the clock signal. The frame alignment circuit also includes a second dividing counter for dividing the first divided clock signal and for generating a second divided clock. The circuit further has a first shift register & latch circuit for shifting the multiplexed coded signal which is received from the transmission line, for latching the multiplexed coded signal and for generating n -parallel signals using the first divided clock. Still further, the circuit includes second shift registers & latch circuits shifting the n -parallel signal output from the first shift register & latch circuit and for latching the n -parallel signal by the second divided clock and generating $(n \times m)$ parallel signal. Moreover, the circuit has a pattern detecting portion for detecting the frame pattern of said multiplexed coded signal and a framing portion for controlling the phase differences of the frame pattern detected by the pattern detecting portion and for generating shift pulses equal to the number of the phase differences by the second divided clock. Lastly, the circuit has a shift pulse width conversion circuit for converting the width of the second divided clock pulse to the width of the first divided clock pulse.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of an embodiment of a frame alignment circuit of the present invention.

FIG. 2 shows a dividing counter of the circuit of FIG. 1.

FIG. 3 shows a block diagram of a prior art frame alignment circuit.

FIG. 4 shows a detail block diagram of a line demultiplexing circuit 2 of the prior art frame alignment circuit of FIG. 3.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 1 is a block diagram of an embodiment of a frame alignment circuit in accordance with the

present invention.

In FIG. 1, a bit synchronous circuit 1 regenerates a clock pulse from a multiplexed coded signal. A first dividing counter 12 regenerates a first dividing clock from the clock pulse. A shift register & latch circuit 13 shifts the multiplexed coded signal which is received from the transmission line and latches the multiplexed coded signal and generates n -parallel output signal by using the first divided clock signal generated in the first dividing counter 12.

A second dividing counter 14 divides the first divided clock signal by m to produce a second divided clock signal. Shift registers & latch circuits 15 shift the n -parallel signals by the first divided clock signal, latch the n -parallel signals output in accordance with the second divided clock signal and generate $(n \times m)$ parallel signals as outputs. A pattern detecting portion 16 detects the frame pattern of the $(n \times m)$ parallel signals. A framing portion 17 controls the phase differences of the frame pattern detected by the pattern detecting portion 16 and generates a shift pulse which is equal to the number of the phase differences by using the second divided clock signal. The framing portion 17 contains, for example, a frame counter and a frame alignment circuit. A shift pulse width conversion circuit 18 converts the width of the second divided clock pulse to the width of the first divided pulse. The converted pulse is input to the first dividing counter 12.

FIG. 2 shows a detailed block diagram of the second dividing counter 14 and the shift pulse width conversion circuit 18 of FIG. 1. In FIG. 2, the second dividing counter 14 comprises, D flip-flops 9a-9d which are installed in the same number to the multiplexed lines and are connected in cascade fashion. NOR gate 8 has input terminals which are connected to the respective outputs of the D flip-flop 9a-9c. The output terminal of the NOR gate 8 is connected to a D terminal of the D flip-flop 9a. A demultiplexing line clock generating circuit 10 generates a low rate demultiplexing line clock signal using the output of the D flip-flops 9a-9d. The output of the first D flip-flops 9a are input to a shift pulse width conversion circuit 18. The shift pulse width conversion circuit 18 generates a converted shift pulse by multiplying the shift pulse and the output of the first D flip-flops 9a using an AND gate 19.

The operation of the present invention is explained hereinafter.

In FIG. 1, the multiplexed coded signal received from the transmission line is passed as inputs to the bit synchronous circuit 1. The bit synchronous circuit 1 regenerates a clock pulse. As described above, it is difficult for the dividing circuit to operate in high speed when the number of n

input becomes large. In the present invention the dividing circuit is divided into two stages : the first dividing counter 12 and the second dividing counter 14.

A shift register & latch circuit 13 generates n-parallel signals by shifting the multiplexed coded signal and latching the multiplexed coded signal in accordance with the first divided clock received from the first dividing counter 12. Then, the n shift registers & latch circuits 15 shift the n-parallel signals using the first divided clock signal to latch the n-parallel signals using the second divided clock and generate (n x m) signals as the outputs.

The outputs from the shift registers & latch circuits 15 are input to the pattern detecting portion 16. The pattern detecting portion 16 detects the frame pattern of the multiplexed coded signal. The results detected by the pattern detecting portion 16 are sent to the framing portion 17.

The framing portion 17 adjusts the timing of the detected frame pattern position by comparing with the inside frame counter (not shown). The framing portion 17 establishes synchronization by shifting the frame pattern forward or backward using well known synchronizing techniques.

If the above (n x m) output signals are not expanded to the parallel signals in a predetermined order, the framing portion 17 determines the number of pulses to be shifted. As the framing portion 17 is operated by the second divided clock signal, the pulse width of the output shift pulse is equal to that of the second divided pulse. The width of the shift pulse generated by the framing portion 17 is converted by multiplying the second divided clock signal and the shifted first divided clock signal in the shift pulse width conversion circuit 18.

The converted shift pulse, having the width of the first divided clock pulse, shifts the first divided clock in the first dividing counter 12 using a well known counter shift circuit. Accordingly the phase of the second divided pulse is shifted in the second dividing counter 14. As a result, the (n x m) output signal is obtained from the shift registers & latch circuits 15.

In the above construction, the dividing counter is constructed in two stages, but may be constructed in more than two stages. In that case, the shift pulse width conversion circuit 18 is constructed in more than two stages.

In the present embodiment, the shift pulse width conversion circuit 18 is constructed by using AND gate, but it may be constructed by using another type of the circuit which converts the pulse width by detecting the edge of the shift pulse.

Claims

1. A frame alignment circuit provided with a clock

signal is characterized by:

a first dividing counter for regenerating a first dividing clock signal by dividing the clock signal;

a second dividing counter for dividing the said first divided clock signal and generating a second divided clock signal;

a first shift register & latch circuit for shifting the multiplexed coded signal and for generating n-parallel signals by using said first divided clock signal;

a second shift registers & latch circuits shifting the n-parallel signals output from said first shift register & latch circuit and generating (n x m) parallel signals;

a pattern detecting portion for detecting the frame pattern of said multiplexed coded signal from said output of the second shift registers & latch circuits;

a framing portion for controlling the phase differences of said frame pattern detected by said pattern detecting portion and for generating shift pulses equal to the number of phase differences by said second divided clock signal;

a shift pulse width conversion circuit converting the width of the second divided clock signal to the width of the first divided clock signal.

2. The frame alignment circuit of claim 1, wherein said second dividing counter further is characterized by a plurality of D flip-flop.

3. The frame alignment circuit of claim 2, wherein said shift pulse width conversion circuit generates the shift pulse by multiplying the shift pulse generated by said framing portion and the output pulse of the first D flip-flop.

4. The frame alignment circuit of claim 2, wherein said second dividing counter further is characterized by an NOR gate connected to the output of selected ones of the D flip-flops, said NOR gate having its output connected to a first of the plurality of D flip-flops.

5. The frame alignment circuit of claim 2, wherein said second dividing counter further is characterized by a demultiplexing line clock generating circuit for receiving the outputs of the D flip-flops to generate a low rate demultiplexed line clock signal.

6. The frame alignment circuit of claim 1, wherein said shift pulse width conversion circuit is constructed by a circuit which converts the pulse width by detecting the edge of the shift pulse.




FIG. 1




FIG. 2




FIG. 3




FIG. 4

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 481 267 A3

(12)

EUROPEAN PATENT APPLICATION(21) Application number: **91116488.7**(51) Int. Cl.⁵: **H04J 3/06**(22) Date of filing: **26.09.91**(30) Priority: **15.10.90 JP 275980/90**(43) Date of publication of application:
22.04.92 Bulletin 92/17(84) Designated Contracting States:
DE FR GB(86) Date of deferred publication of the search report:
28.10.92 Bulletin 92/44(71) Applicant: **MITSUBISHI DENKI KABUSHIKI
KAISHA
2-3, Marunouchi 2-chome Chiyoda-ku
Tokyo(JP)**

(72) Inventor: **Ichibangase, Hiroshi, c/o Mitsubishi
Denki K. K.
Tsushin Shisutemu Kenkyusho, 1-1 Ofuna
5-chome
Kamakurashi, Kanagawa 247(JP)**
Inventor: **Matsushita, Kiwami, c/o Mitsubishi
Denki K. K.
Tsushin Shisutemu Kenkyusho, 1-1 Ofuna
5-chome
Kamakurashi, Kanagawa 247(JP)**

(74) Representative: **Pfenning, Melnig & Partner
Mozartstrasse 17
W-8000 München 2(DE)**

(94) **Frame alignment circuit.**

(57) A frame alignment circuit is disclosed which includes multi-stage dividing counters and multi-stage line demultiplexing circuits. The shift pulse for frame synchronizing is converted to the width of the first divided clock signal and applied to the first

dividing counter. Accordingly, the frame synchronization is easily established by demultiplexing the high rate multiplexed coded signal even if the number of demultiplexing line is increased.




FIG. 1



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 91 11 6488

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
D, Y	PATENT ABSTRACTS OF JAPAN vol. 14, no. 461 (E-987) 5 October 1990 & JP-A-21 086 850 (MITSUBISHI ELECTRIC CORP.) 23 July 1990 * abstract *	1-6	H04J3/06
Y	PATENT ABSTRACTS OF JAPAN vol. 7, no. 247 (E-208)(1392) 2 November 1983 & JP-A-58 136 150 (MITSUBISHI DENKI K.K.) 13 August 1983 * abstract *	1-6	
A	EP-A-0 254 271 (NEC CORPORATION) * column 1, line 13 - column 1, line 16 * * column 1, line 40 - column 1, line 53 * * column 3, line 15 - column 3, line 32 * * claim 1 *	1,2,5	
			TECHNICAL FIELDS SEARCHED (Int. Cl.5)
			H04J
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 13 AUGUST 1992	Examiner CANALI F.
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 150 (3.12 (P0401)